Depletion-mode Ga-doped ZnO thin-film transistors (TFTs) with a drain-offset configuration were fabricated employing a plasma-enhanced chemical vapour deposited Si 3 N 4 gate insulator and a metal organic chemical vapour deposition grown Ga-doped ZnO channel layer. For comparison, conventional TFTs with drain-to-gate overlap were also fabricated. Capacitance-voltage characteristics of gate-to-drain capacitors and current-voltage characteristics of TFTs were measured. Although drain-offset TFTs exhibit poor device characteristics compared with conventional TFTs, these TFTs show better C max /C min ratio and C min values. The C max /C min ratio is as large as 71.83 and C min is as small as 0.3 fF µm −1 normalized for channel width, demonstrating the potential of these devices as varactors for circuit applications. Their better varactor performance is ascribed to the presence of a very small capacitance in the drain-offset region. The effect of drain-offset length variation on TFT and gate-to-drain capacitor performance is also reported.
Introduction
Thin-film transistors (TFTs) based on ZnO and its related compounds are being developed to enhance the performance of flat-panel displays by replacing the opaque silicon-based TFTs, which require light shielding and reduction of the aperture ratio. These devices have recently been demonstrated to be suitable for switching transistors in active matrix liquidcrystal displays [1, 2] and active matrix organic light-emitting diode displays [3] [4] [5] [6] . In addition to this great potential in displays, ZnO-based TFTs also attract attention from a circuit application perspective. For making thin-film circuits, TFTs with high drive currents and high-frequency operations are necessary. In the last few years, tremendous progress has been made in ZnO-based TFTs, and high field-effect mobilities have been obtained for TFTs based on ZnO [7] [8] [9] , InGaZnO [10] [11] [12] [13] and ZnSnO [14, 15] materials. In addition, TFT-based high-speed logic circuits have been demonstrated [16] [17] [18] . Recently, the microwave performance of ZnO-based TFTs has been reported by Wang et al [19] , Bayraktaroglu et al [20] and Sasa et al [21] . This indicates the potential of ZnO-based TFTs for RF circuit applications.
Voltage-controlled capacitors, i.e. varactors, are essential in various RF circuit applications such as voltage-controlled oscillators, tunable filters and frequency multipliers [22] . For applications involving high frequencies and a wide frequency range, varactors having both small capacitances and high capacitance tuning ratios are required [23] . Also, it is critically important that varactors need to be integrated together with high-speed devices on the same substrate [23] . In developing ZnO TFT-based RF circuits, varactors based on ZnO TFTs are highly desirable as these can be easily integrated with ZnO TFT circuits. Among the semiconductor-based varactors, those based on a metal-oxide-semiconductor structure operating between depletion and accumulation regions comprise one of the main types of tunable capacitors currently used in silicon integrated-circuit technology. Their capacitance tuning mechanism is derived from the effect of variable depletion layer width. In the same way, the variable channel capacitance associated with ZnO-based TFTs, operating in the depletion mode, can be exploited to make TFT-based varactors. In this work, the feasibility of a gate-to-drain capacitor on Ga-doped ZnO (ZnO : Ga) TFTs for varactor applications is examined. For this, two types of TFTs, namely conventional and drainoffset structures, were used. In conventional TFTs, gate and drain electrodes overlap whereas in the drain-offset TFTs, the drain electrode is offset from the gate and hence there is no gateto-drain overlap. To the best of our knowledge, varactors based on ZnO TFTs have not yet been reported. TFTs employing a channel with low carrier concentration would operate only in the accumulation mode. Consequently, no noticeable varactor action can be observed between the gate and drain electrodes. Also, drain-offset TFTs cannot be realized because of high resistances in the offset regions. Thus, a channel with high carrier concentration is required to achieve TFTs operating in the depletion mode, and also to make drain-offset TFTs. For this reason, we have chosen Ga-doped ZnO films as the TFT channel in realizing the varactor [24] .
Experiment
Fabrication of bottom-gated ZnO : Ga TFTs. The substrates used in the fabrication of bottom-gated TFTs were commercially available indium tin oxide (ITO) coated Corning 1737 glass plates (Delta Technologies Ltd, USA) with an ITO film thickness of 200 nm. ITO acts as the gate electrode for the TFTs and it has a sheet resistance in the range 4-8 / .
The device fabrication started with gate electrode patterning by wet etching using an ITO etchant solution (LCE-12k, Cyantek Corporation) at 45
• C. Afterwards, a Si 3 N 4 gate dielectric layer of about 110 nm thickness was deposited by plasma-enhanced chemical vapour deposition at 300
• C using SiH 4 , NH 3 , N 2 and He gases.
Next, a ZnO : Ga channel layer was grown by metal organic chemical vapour deposition (MOCVD) using a vertical reactor (ZEUS230G, Sysnex, Korea). Diethylzinc (DEZn), triethylgallium (TEG) and oxygen gas (O 2 ) were used as sources of Zn, Ga and oxygen, respectively. The DEZn and TEG sources were kept at 0
• C, and high-purity (99.999%) Ar was used as their carrier gas. The flow rates of DEZn, TEG and O 2 were set to be 13.4 µmol min −1 , 2.55 nmol min and 0.33 mol min −1 , respectively. The reactor pressure was maintained at 50 Torr and the substrate temperature was 400
• C. The growth rate and thickness of the ZnO : Ga film were about 65 Å min −1 and 850 Å, respectively. The ZnO : Ga channel layer was subsequently patterned by wet etching using a HCl : HNO 3 : H 2 O (4 : 1 : 200) solution at room temperature. After this, the samples were divided into two sets for the next source/drain lithography process. To make conventional TFTs, source/drain regions were placed on one set of samples so that an overlap of gate and source/drain regions was obtained. To make drain-offset TFTs, source/drain regions were placed on the other set so that the drain region is offset from the gate without any overlap. We remark here that the same source/drain mask was used to define the source/drain regions in both conventional and drain-offset structures. Because the drain region was intentionally shifted away from the gate region, the source-to-gate overlap in these drain-offset TFTs is larger compared with that in conventional TFTs. The remaining TFT fabrication steps were identical in both sets of samples. Next, source/drain electrodes were realized by e-beam evaporation of Ti/Pt/Au (20/30/150 nm) metal layers. Finally, vias were formed through the Si 3 N 4 layer by plasma etching to access the bottom ITO gate electrode.
A schematic cross-section and SEM top view image of the fabricated conventional TFT are presented in figure 1 , and those of the drain-offset TFTs in figure 2. The channel length (L) and channel width (W ) of both TFTs are 20 µm and 200 µm, respectively. The overlap length (L overlap ) between the gate and drain electrodes is 10 µm in the conventional TFTs (figure 1), whereas the separation between the gate and drain electrodes (drain-offset length, L offset ) is 5 µm in the drainoffset TFTs (figure 2). The electrical characteristics of TFTs were measured using a semiconductor parameter analyser (HP-4155A). The capacitance-voltage (C-V ) measurements between the gate and drain electrodes were performed using a semiconductor device analyser (B1500A, Agilent Technologies). The gate-to-drain capacitance was measured with a floating source.
The electron concentration and Hall mobility of the ZnO : Ga films determined by Hall effect measurement were 1.43 × 10 18 cm −3 and 5.47 cm 2 V −1 s −1 , respectively. Furthermore, the atomic ratio of Zn and O in the ZnO : Ga films was obtained by x-ray photoelectron spectroscopy (XPS) measurements. The determined Zn/O atomic ratio was close to 1. This indicates that the ZnO : Ga films grown by MOCVD have good stoichiometry. However, no obvious Ga signal was seen in the XPS spectra (not shown here), suggesting a low concentration of Ga in the ZnO : Ga films [25] [26] [27] . As discussed, Ga is added to the ZnO films to improve the conductivity. To find whether Ga has been incorporated into the ZnO films, we then employed secondary ion mass spectrometry measurements, in which a Ga signal was detected ( figure 2(c) ). This confirmed the presence of Ga in the ZnO films. Figure 3 presents the transfer characteristics (drain-to-source current (I DS ) versus gate-to-source voltage (V GS )) of the conventional ZnO : Ga TFTs measured at a drain-to-source voltage (V DS ) of 10 V. The characteristics indicate that these TFTs operate in the depletion mode. The off-current and oncurrent were estimated as the minimum and maximum drain currents, respectively, observed on the transfer characteristics. From figure 3, it can be seen that the off-current is 3 pA and the on-current is 315 µA; the resulting on/off current ratio is then 10 8 . The turn-on voltage (the gate voltage at which the drain current begins to rise in a transfer curve) obtained from figure 3 is −18.4 V. The subthreshold slope (S), defined as the gate voltage required to increase the drain current by a factor of 10, is given by [28] 
Results and discussion

Characteristics of ZnO : Ga TFTs
The value of S extracted from the transfer plot is 0.96 V/decade. The field-effect mobility (µ FE ) and threshold voltage (V TH ) are estimated from the square root of the I DS versus V GS curve using the following current equation [29] :
where C ox is the gate insulator capacitance per unit area. The estimated µ FE and V TH are 4.5 cm 2 V −1 s −1 and 0.94 V, respectively. Figure 4 shows the transfer characteristics of the drainoffset ZnO : Ga TFTs. The off-current and on-current are 3 × 10 −7 A and 265 µA, respectively, and the resulting on/off current ratio is about 10 3 . It is to be noted that the offcurrent, in this case, is limited by the gate current because the minimum drain current is almost the same as the gate current. The subthreshold slope and turn-on voltage obtained from the transfer characteristics are 6.12 V/decade and −15.5 V, respectively. The µ FE and V TH estimated using equation (2) are 1.9 cm 2 V −1 s −1 and −9.73 V, respectively.
Comparison of the device properties of conventional and drain-offset TFTs
A comparison of the device parameters of the TFTs shows that µ FE , the on/off current ratio and S exhibited by the drainoffset TFTs are relatively poor compared with those of the conventional TFTs. The lower µ FE can be attributed to an increase in the channel resistance caused by the offset region between the gate and drain contacts [30, 31] . The poor on/off current ratio is due to the higher gate leakage current, which in turn could be due to the increase in the overlap length between the gate and source electrodes [32] [33] [34] [35] . The sourceto-gate overlap length was 10 µm in the conventional TFTs, whereas it was 25 µm for drain-offset TFTs. A schematic representation of the gate-to-source leakage current paths (indicated by dashed lines) in conventional and drain-offset TFTs is shown in figures 5(a) and (b), respectively. Because the source-to-gate overlap area is larger in the offset TFTs, more source-to-gate current will flow through the insulator. The authors believe that the higher leakage current can be eliminated if the overlap area is reduced. In other words, a separate source/drain mask is required to define source/drain regions for the drain-offset TFTs. The higher S value for drainoffset TFTs indicates that the gate bias has less effective control over the drain current. This is because the gate does not have effective control over the drain-offset region. This situation is similar to that in TFTs with thicker channel layers [36] [37] [38] . The relatively poor gate control over the drain current is also the cause of the higher V TH value (−9.73 V) observed for drainoffset TFTs. The trend in the V TH value is similar to previously reported results on polysilicon TFTs [39] . The distribution of the depletion layer in the channel for conventional and drain-offset TFTs is shown in figure 6 , for V GS < 0 and V DS > 0. Note that the depletion region near the drain side is narrower for the drain-offset TFTs compared with that for conventional TFTs. For the drain-offset TFTs, a portion of the V DS will be dropped across the offset region. Therefore, the potential difference between the gate and drain side of the channel will be lower for the drain-offset TFTs, resulting in a reduction in the depletion region width near the drain region. The width of the depletion region is dependent on both V DS and V GS . Thus, with a given V DS , more negative gate bias is required to turn-off the drain-offset TFT. In other words, the gate has less control over the drain current. This is reflected in the higher negative V TH and higher S behaviour in drain-offset TFTs.
C-V characteristics of gate-to-drain capacitors
The gate-to-drain C-V characteristics of the conventional TFTs measured at frequencies 10 and 100 kHz are shown in figure 7 . From these characteristics, it is seen that the C-V curves exhibit a dependence on the measurement frequency. As frequency increases, the C-V curves shift and stretch out in the positive direction. This can be attributed to the presence of traps in the ZnO : Ga film and at the Si 3 N 4 /ZnO : Ga interface [40, 41] . The capacitance reaches a maximum value for positive voltages. The maximum capacitance value (C max ) corresponds to a high accumulation of electrons under the gate oxide and is theoretically equal to the gate oxide capacitance (C ox ). In strong accumulation, the whole gate length would contribute to C ox [42, 43] . The C max obtained from the 100 kHz C-V curve is 4.44 pF, which is in good agreement with the calculated C ox value of 4.4 pF obtained using the following:
where C ox = ε 0 ε ox t ox (3) in which L g is the gate length (40 µm), t ox is the thickness of the gate insulator, ε 0 is the permittivity of free space and ε ox is the dielectric constant of the gate insulator (6.9). When the gate voltage becomes negative, a depletion region is formed beneath the gate oxide, and its width varies with voltage. This creates an additional depletion region capacitance (C dep ) in series with C ox and thus the total capacitance is reduced ( figure 1 ). The minimum capacitance value (C min ) is reached when the channel is completely depleted and it is only dependent on the overlap region between the gate and drain electrodes [42, 43] . From the C-V curves, C min is 0.97 pF; a theoretical value of around 0.7 pF is calculated from the following: (4) in which C dep is the capacitance per unit area of the depletion region, t ch is the channel thickness and ε ch is the dielectric constant of the channel (8.5). The discrepancy between measured and calculated C min values may be due to parasitic capacitances. An important performance parameter of varactor diodes is the capacitance modulation ratio, which is defined as the ratio between C max and C min . Thus, the measured capacitance modulation ratio of the gate-to-drain varactors on the conventional ZnO : Ga TFTs is 4.57. To estimate the standard deviation of C min , C max and C max /C min , C-V measurements were performed on more devices. In total, five devices were characterized, and values for C min (0.97, Figure 8 shows the C-V characteristics of the drain-offset TFTs. C max and C min obtained from the 100 kHz C-V curve are 4.31 pF and 0.06 pF, respectively. Thus, the capacitance modulation ratio of the drain-offset TFTs is as large as 71.83. As for conventional TFTs, C max corresponds to the gate oxide capacitance. When the gate voltage decreases, the channel 
Comparison of the C-V characteristics of conventional and drain-offset TFTs
From a logarithmic-scale comparison of the 100 kHz C-V characteristics presented in figure 9 , it is clear that the C min value of the drain-offset TFTs is dramatically reduced in comparison with that of the conventional TFTs. The lower C min results in a higher C max /C min ratio for the drain-offset TFTs. C min of the drain-offset TFTs is lower because of an additional series capacitance created by the offset region between the gate and drain electrodes. The drain-offset TFTs exhibit a C min as low as 0.3 fF µm −1 (normalized for channel width) and a capacitance tuning ratio (C max /C min ) as high as 71.83. C min and C max /C min are the important parameters associated with varactors. A low value of C min is required to achieve a high cut-off frequency as it is inversely proportional to C min . Moreover, a high C max /C min ratio is required to achieve a wide frequency range because it is directly dependent on the square root of the C max /C min ratio. Another key electrical parameter of varactor diodes is the leakage current, which should generally be less than a nanoampere. The two terminal gate-to-drain I -V characteristics of a drainoffset TFT is shown in figure 10 . These capacitors exhibit a low leakage current of around 100 pA. Thus, the enhanced C-V performance and low leakage current of gate-to-drain capacitors on the drain-offset TFTs indicate its potential as varactors in RF circuits.
Effect of drain-offset length on TFT and varactor characteristics
To investigate the impact of the variation of drain-offset length (L offset ) on the TFT parameters and gate-to-drain varactor C-V characteristics, drain-offset TFTs were also fabricated with two more L offset values, namely 3 and 4 µm. The effect of L offset on µ FE and S of drain-offset TFTs are shown in figures 11(a) and (b), respectively. A zero value for L offset corresponds to conventional TFTs with a gate-to-drain overlap of 10 µm. Clearly, µ FE is dependent on L offset ; the decrease in µ FE with increasing L offset can be explained by the increase in the channel resistance [30, 31] . From figure 11(b) , it can be seen that S increases with increasing L offset , which can be attributed to the decrease in gate control over the drainoffset region. This result is similar to previously reported results on amorphous silicon TFTs and polysilicon TFTs [31, 39, [44] [45] [46] [47] . Figures 11(c) and (d) show plots of C min and C max /C min , respectively, as functions of L offset . From these plots, it is clear that when L offset increases, C min decreases and consequently C max /C min increases. The reason is the depletion region widens deeper into the drain-offset region as L offset increases. The situation here is similar to the reported results of the dependence of gate-to-drain capacitance of TFTs on channel thickness [48] . From the study of drain-offset TFTs with different L offset values, it is obvious that while µ FE and S degrade with increasing L offset , C min and C max /C min improve. If the same device is to be used as both a varactor and a transistor, then an appropriate choice of L offset parameter value is required for the purpose of better C min and C max /C min without any significant degradation in TFT performance.
Summary
In summary, we fabricated depletion-mode ZnO : Ga TFTs with conventional and drain-offset device structures. The TFT and the gate-to-drain capacitor characteristics were measured. The device performance of the drain-offset TFTs is relatively poor compared with that of conventional TFTs. Drain-offset TFTs, however, exhibited better C max /C min and lower C min in comparison with conventional TFTs. These TFTs featured excellent C max /C min ratio, as high as 71.83, and better C min , as small as 0.3 fF µm −1 , making them potential candidates for use in circuit applications. Whereas µ FE and S degraded with increasing drain-offset length, the C min and C max /C min values improved. This work presented, for the first time, varactors based on ZnO TFTs. These TFT-based varactors can be integrated easily with ZnO-based TFT circuits. Process optimization is necessary to improve the C-V and I -V characteristics of drain-offset TFTs.
